aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/VecApp.fir
blob: 6b2bc21d02cdcced337ff02882cffa658aaa1cc9 (plain)
1
2
3
4
5
6
7
8
circuit VecApp : 
  module VecApp : 
    input a : UInt(4)
    input i : UInt(8)[4]
    output d : UInt(8)
    
    accessor T_13 = i[a]
    d := T_13