aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/Outer.fir
blob: e3a67a6e7d612c53a8ff3ea71a994a25c0a8dd74 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
circuit Outer : 
  module Inner : 
    input in : UInt(8)
    output out : UInt(8)
    
    node T_15 : UInt(1) = UInt(1, 1)
    node T_16 : UInt(8) = add(in, T_15)
    out := T_16
  module Outer : 
    input in : UInt(8)
    output out : UInt(8)
    
    instance T_17 of Inner
    T_17.in := in
    node T_18 : UInt(2) = UInt(2, 2)
    node T_19 : UInt(8) = times(T_17.out, T_18)
    out := T_19