aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/Counter.fir
blob: 8bab249cb5024362bde3a8192c8190a0d6830f88 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
circuit Counter : 
  module Counter : 
    input inc : UInt(1)
    output tot : UInt(8)
    input amt : UInt(4)
    
    node T_13 : UInt(8) = UInt(255, 8)
    node T_14 : UInt(8) = UInt(0, 8)
    reg T_15 : UInt(8)
    T_15.init := T_14
    when inc : 
      node T_16 : UInt = add-mod(T_15, amt)
      node T_17 : UInt(1) = greater(T_16, T_13)
      node T_18 : UInt(1) = UInt(0, 1)
      node T_19 : UInt(1) = multiplex(T_17, T_18, T_16)
      T_15 := T_19
    tot := T_15