1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
// See LICENSE for license details.
package firrtlTests
import org.scalatest.Matchers
import java.io.{StringWriter,Writer}
import firrtl.ir.Circuit
import firrtl._
import firrtl.Parser.IgnoreInfo
import firrtl.Parser
import firrtl.passes._
class ZeroWidthTests extends FirrtlFlatSpec {
val passes = Seq(
ToWorkingIR,
ResolveKinds,
InferTypes,
ResolveGenders,
InferWidths,
ZeroWidth)
private def exec (input: String) = {
passes.foldLeft(parse(input)) {
(c: Circuit, p: Pass) => p.run(c)
}.serialize
}
// =============================
"Zero width port" should " be deleted" in {
val input =
"""circuit Top :
| module Top :
| input y : UInt<0>
| output x : UInt<1>
| x <= y""".stripMargin
val check =
"""circuit Top :
| module Top :
| output x : UInt<1>
| x <= UInt<1>(0)""".stripMargin
(parse(exec(input))) should be (parse(check))
}
"Add of <0> and <2> " should " put in zero" in {
val input =
"""circuit Top :
| module Top :
| input y : UInt<0>
| output x : UInt
| x <= add(y, UInt<2>(2))""".stripMargin
val check =
"""circuit Top :
| module Top :
| output x : UInt<3>
| x <= add(UInt<1>(0), UInt<2>(2))""".stripMargin
(parse(exec(input)).serialize) should be (parse(check).serialize)
}
"Mux on <0>" should "put in zero" in {
val input =
"""circuit Top :
| module Top :
| input y : UInt<0>
| output x : UInt
| x <= mux(y, UInt<2>(2), UInt<2>(1))""".stripMargin
val check =
"""circuit Top :
| module Top :
| output x : UInt<2>
| x <= mux(UInt<1>(0), UInt<2>(2), UInt<2>(1))""".stripMargin
(parse(exec(input)).serialize) should be (parse(check).serialize)
}
"Bundle with field of <0>" should "get deleted" in {
val input =
"""circuit Top :
| module Top :
| input y : { a: UInt<0> }
| output x : { a: UInt<0>, b: UInt<1>}
| x.a <= y.a""".stripMargin
val check =
"""circuit Top :
| module Top :
| output x : { b: UInt<1> }
| skip""".stripMargin
(parse(exec(input)).serialize) should be (parse(check).serialize)
}
"Vector with type of <0>" should "get deleted" in {
val input =
"""circuit Top :
| module Top :
| input y : UInt<0>[10]
| output x : UInt<0>[10]
| x <= y""".stripMargin
val check =
"""circuit Top :
| module Top :
| skip""".stripMargin
(parse(exec(input)).serialize) should be (parse(check).serialize)
}
"Node with <0>" should "be removed" in {
val input =
"""circuit Top :
| module Top :
| input y: UInt<0>
| node x = y""".stripMargin
val check =
"""circuit Top :
| module Top :
| skip""".stripMargin
(parse(exec(input)).serialize) should be (parse(check).serialize)
}
}
class ZeroWidthVerilog extends FirrtlFlatSpec {
"Circuit" should "accept zero width wires" in {
val compiler = new VerilogCompiler
val input =
"""circuit Top :
| module Top :
| input y: UInt<0>
| output x: UInt<3>
| x <= y""".stripMargin
val check =
"""module Top(
| output [2:0] x
|);
| assign x = 3'h0;
|endmodule
|""".stripMargin.split("\n") map normalized
executeTest(input, check, compiler)
}
}
|
