1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
// See LICENSE for license details.
package firrtlTests
import java.io._
import org.scalatest._
import org.scalatest.prop._
import firrtl._
import firrtl.ir.Circuit
import firrtl.passes._
import firrtl.Parser.IgnoreInfo
class WidthSpec extends FirrtlFlatSpec {
private def executeTest(input: String, expected: Seq[String], passes: Seq[Pass]) = {
val c = passes.foldLeft(Parser.parse(input.split("\n").toIterator)) {
(c: Circuit, p: Pass) => p.run(c)
}
val lines = c.serialize.split("\n") map normalized
expected foreach { e =>
lines should contain(e)
}
}
"Add of UInt<2> and SInt<2>" should "return SInt<4>" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes,
InferWidths)
val input =
"""circuit Unit :
| module Unit :
| input x: UInt<2>
| input y: SInt<2>
| output z: SInt
| z <= add(x, y)""".stripMargin
val check = Seq( "output z : SInt<4>")
executeTest(input, check, passes)
}
"SInt<2> - UInt<3>" should "return SInt<5>" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes,
InferWidths)
val input =
"""circuit Unit :
| module Unit :
| input x: UInt<3>
| input y: SInt<2>
| output z: SInt
| z <= sub(y, x)""".stripMargin
val check = Seq( "output z : SInt<5>")
executeTest(input, check, passes)
}
"Dshl by 32 bits" should "result in an error" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes,
InferWidths,
CheckWidths)
val input =
"""circuit Unit :
| module Unit :
| input x: UInt<3>
| input y: UInt<32>
| output z: UInt
| z <= dshl(x, y)""".stripMargin
intercept[CheckWidths.WidthTooBig] {
executeTest(input, Nil, passes)
}
}
}
|
