1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
/*
Copyright (c) 2014 - 2016 The Regents of the University of
California (Regents). All Rights Reserved. Redistribution and use in
source and binary forms, with or without modification, are permitted
provided that the following conditions are met:
* Redistributions of source code must retain the above
copyright notice, this list of conditions and the following
two paragraphs of disclaimer.
* Redistributions in binary form must reproduce the above
copyright notice, this list of conditions and the following
two paragraphs of disclaimer in the documentation and/or other materials
provided with the distribution.
* Neither the name of the Regents nor the names of its contributors
may be used to endorse or promote products derived from this
software without specific prior written permission.
IN NO EVENT SHALL REGENTS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT,
SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFITS,
ARISING OUT OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF
REGENTS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
REGENTS SPECIFICALLY DISCLAIMS ANY WARRANTIES, INCLUDING, BUT NOT
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
A PARTICULAR PURPOSE. THE SOFTWARE AND ACCOMPANYING DOCUMENTATION, IF
ANY, PROVIDED HEREUNDER IS PROVIDED "AS IS". REGENTS HAS NO OBLIGATION
TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR
MODIFICATIONS.
*/
package firrtlTests
import java.io._
import org.scalatest._
import org.scalatest.prop._
import firrtl._
import firrtl.passes._
class UnitTests extends FlatSpec with Matchers {
def parse (input:String) = Parser.parse("",input.split("\n").toIterator,false)
"Connecting bundles of different types" should "throw an exception" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes)
val input =
"""circuit Unit :
| module Unit :
| input y: {a : UInt<1>}
| output x: {a : UInt<1>, b : UInt<1>}
| x <= y""".stripMargin
intercept[PassExceptions] {
passes.foldLeft(parse(input)) {
(c: Circuit, p: Pass) => p.run(c)
}
}
}
"Initializing a register with a different type" should "throw an exception" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes)
val input =
"""circuit Unit :
| module Unit :
| input clk : Clock
| input reset : UInt<1>
| wire x : { valid : UInt<1> }
| reg y : { valid : UInt<1>, bits : UInt<3> }, clk with :
| reset => (reset, x)""".stripMargin
intercept[PassExceptions] {
passes.foldLeft(parse(input)) {
(c: Circuit, p: Pass) => p.run(c)
}
}
}
"Partial connection two bundle types whose relative flips don't match but leaf node directions do" should "connect correctly" in {
val passes = Seq(
ToWorkingIR,
CheckHighForm,
ResolveKinds,
InferTypes,
CheckTypes,
ExpandConnects)
val input =
"""circuit Unit :
| module Unit :
| wire x : { flip a: { b: UInt<32> } }
| wire y : { a: { flip b: UInt<32> } }
| x <- y""".stripMargin
val check =
"""circuit Unit :
| module Unit :
| wire x : { flip a: { b: UInt<32> } }
| wire y : { a: { flip b: UInt<32> } }
| y.a.b <= x.a.b""".stripMargin
val c_result = passes.foldLeft(parse(input)) {
(c: Circuit, p: Pass) => p.run(c)
}
val writer = new StringWriter()
FIRRTLEmitter.run(c_result,writer)
(parse(writer.toString())) should be (parse(check))
}
val splitExpTestCode =
"""
|circuit Unit :
| module Unit :
| input a : UInt<1>
| input b : UInt<2>
| input c : UInt<2>
| output out : UInt<1>
| out <= bits(mux(a, b, c), 0, 0)
|""".stripMargin
"Emitting a nested expression" should "throw an exception" in {
val passes = Seq(
ToWorkingIR,
InferTypes)
intercept[PassException] {
val c = Parser.parse("",splitExpTestCode.split("\n").toIterator)
val c2 = passes.foldLeft(c)((c, p) => p run c)
new VerilogEmitter().run(c2, new OutputStreamWriter(new ByteArrayOutputStream))
}
}
"After splitting, emitting a nested expression" should "compile" in {
val passes = Seq(
ToWorkingIR,
SplitExp,
InferTypes)
val c = Parser.parse("",splitExpTestCode.split("\n").toIterator)
val c2 = passes.foldLeft(c)((c, p) => p run c)
new VerilogEmitter().run(c2, new OutputStreamWriter(new ByteArrayOutputStream))
}
}
|
