1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
|
// See LICENSE for license details.
package firrtlTests
import firrtl._
import firrtl.passes._
import firrtl.passes.memlib._
import annotations._
class ReplSeqMemSpec extends SimpleTransformSpec {
def transforms = Seq(
new ChirrtlToHighFirrtl(),
new IRToWorkingIR(),
new ResolveAndCheck(),
new HighFirrtlToMiddleFirrtl(),
new InferReadWrite(),
new ReplSeqMem(),
new MiddleFirrtlToLowFirrtl(),
new PassBasedTransform {
def inputForm = LowForm
def outputForm = LowForm
def passSeq = Seq(ConstProp, CommonSubexpressionElimination, DeadCodeElimination, RemoveEmpty)
}
)
"ReplSeqMem" should "generate blackbox wrappers for mems of bundle type" in {
val input = """
circuit Top :
module Top :
input clock : Clock
input reset : UInt<1>
input head_ptr : UInt<5>
input tail_ptr : UInt<5>
input wmask : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}
output io : {backend : {flip allocate : {valid : UInt<1>, bits : {info : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}}}}, commit_entry : {valid : UInt<1>, bits : {info : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}}}}
output io2 : {backend : {flip allocate : {valid : UInt<1>, bits : {info : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}}}}, commit_entry : {valid : UInt<1>, bits : {info : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}}}}
io is invalid
io2 is invalid
smem entries_info : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}[24]
when io.backend.allocate.valid :
write mport W = entries_info[tail_ptr], clock
W <- io.backend.allocate.bits.info
read mport R = entries_info[head_ptr], clock
io.commit_entry.bits.info <- R
smem entries_info2 : {takens : UInt<2>, history : UInt<14>, info : UInt<14>}[24]
when io2.backend.allocate.valid :
write mport W1 = entries_info2[tail_ptr], clock
when wmask.takens :
W1.takens <- io.backend.allocate.bits.info.takens
when wmask.history :
W1.history <- io.backend.allocate.bits.info.history
when wmask.info :
W1.info <- io.backend.allocate.bits.info.history
read mport R1 = entries_info2[head_ptr], clock
io2.commit_entry.bits.info <- R1
""".stripMargin
val confLoc = "ReplSeqMemTests.confTEMP"
val aMap = AnnotationMap(Seq(ReplSeqMemAnnotation("-c:Top:-o:"+confLoc)))
val writer = new java.io.StringWriter
compile(CircuitState(parse(input), ChirrtlForm, Some(aMap)), writer)
// Check correctness of firrtl
parse(writer.toString)
(new java.io.File(confLoc)).delete()
}
"ReplSeqMem" should "not infinite loop if control signals are derived from registered versions of themselves" in {
val input = """
circuit Top :
module Top :
input clock : Clock
input hsel : UInt<1>
reg p_valid : UInt<1>, clock
reg p_address : UInt<5>, clock
smem mem : UInt<8>[8][32]
when hsel :
when p_valid :
write mport T_155 = mem[p_address], clock
""".stripMargin
val confLoc = "ReplSeqMemTests.confTEMP"
val aMap = AnnotationMap(Seq(ReplSeqMemAnnotation("-c:Top:-o:"+confLoc)))
val writer = new java.io.StringWriter
compile(CircuitState(parse(input), ChirrtlForm, Some(aMap)), writer)
// Check correctness of firrtl
parse(writer.toString)
(new java.io.File(confLoc)).delete()
}
"ReplSeqMem" should "not fail with FixedPoint types " in {
val input = """
circuit CustomMemory :
module CustomMemory :
input clock : Clock
input reset : UInt<1>
output io : {flip rClk : Clock, flip rAddr : UInt<3>, dO : Fixed<16><<8>>, flip wClk : Clock, flip wAddr : UInt<3>, flip wEn : UInt<1>, flip dI : Fixed<16><<8>>}
io is invalid
smem mem : Fixed<16><<8>>[7]
read mport _T_17 = mem[io.rAddr], clock
io.dO <= _T_17
when io.wEn :
write mport _T_18 = mem[io.wAddr], clock
_T_18 <= io.dI
skip
""".stripMargin
val confLoc = "ReplSeqMemTests.confTEMP"
val aMap = AnnotationMap(Seq(ReplSeqMemAnnotation("-c:CustomMemory:-o:"+confLoc)))
val writer = new java.io.StringWriter
compile(CircuitState(parse(input), ChirrtlForm, Some(aMap)), writer)
// Check correctness of firrtl
parse(writer.toString)
(new java.io.File(confLoc)).delete()
}
"ReplSeqMem" should "not fail with Signed types " in {
val input = """
circuit CustomMemory :
module CustomMemory :
input clock : Clock
input reset : UInt<1>
output io : {flip rClk : Clock, flip rAddr : UInt<3>, dO : SInt<16>, flip wClk : Clock, flip wAddr : UInt<3>, flip wEn : UInt<1>, flip dI : SInt<16>}
io is invalid
smem mem : SInt<16>[7]
read mport _T_17 = mem[io.rAddr], clock
io.dO <= _T_17
when io.wEn :
write mport _T_18 = mem[io.wAddr], clock
_T_18 <= io.dI
skip
""".stripMargin
val confLoc = "ReplSeqMemTests.confTEMP"
val aMap = AnnotationMap(Seq(ReplSeqMemAnnotation("-c:CustomMemory:-o:"+confLoc)))
val writer = new java.io.StringWriter
compile(CircuitState(parse(input), ChirrtlForm, Some(aMap)), writer)
// Check correctness of firrtl
parse(writer.toString)
(new java.io.File(confLoc)).delete()
}
"ReplSeqMem Utility -- getConnectOrigin" should
"determine connect origin across nodes/PrimOps even if ConstProp isn't performed" in {
def checkConnectOrigin(hurdle: String, origin: String) = {
val input = s"""
circuit Top :
module Top :
input a: UInt<1>
input b: UInt<1>
input e: UInt<1>
output c: UInt<1>
output f: UInt<1>
node d = $hurdle
c <= d
f <= c
""".stripMargin
val circuit = InferTypes.run(ToWorkingIR.run(parse(input)))
val m = circuit.modules.head.asInstanceOf[ir.Module]
val connects = AnalysisUtils.getConnects(m)
val calculatedOrigin = AnalysisUtils.getOrigin(connects, "f").serialize
require(calculatedOrigin == origin, s"getConnectOrigin returns incorrect origin $calculatedOrigin !")
}
val tests = List(
"""mux(a, UInt<1>("h1"), UInt<1>("h0"))""" -> "a",
"""mux(UInt<1>("h1"), a, b)""" -> "a",
"""mux(UInt<1>("h0"), a, b)""" -> "b",
"mux(b, a, a)" -> "a",
"""mux(a, a, UInt<1>("h0"))""" -> "a",
"mux(a, b, e)" -> "mux(a, b, e)",
"""or(a, UInt<1>("h1"))""" -> """UInt<1>("h1")""",
"""and(a, UInt<1>("h0"))""" -> """UInt<1>("h0")""",
"""UInt<1>("h1")""" -> """UInt<1>("h1")""",
"asUInt(a)" -> "a",
"asSInt(a)" -> "a",
"asClock(a)" -> "a",
"a" -> "a",
"or(a, b)" -> "or(a, b)",
"bits(a, 0, 0)" -> "a"
)
tests foreach { case(hurdle, origin) => checkConnectOrigin(hurdle, origin) }
}
}
// TODO: make more checks
// readwrite vs. no readwrite
// redundant memories (multiple instances of the same type of memory)
// mask + no mask
// conf
|
