blob: 783c179f84ae707dd763504170cea576b071cc59 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
// See LICENSE for license details.
package firrtl.passes
package memlib
import firrtl.ir._
import AnalysisUtils.eqMems
import firrtl.Mappers._
/** Resolves annotation ref to memories that exactly match (except name) another memory
*/
object ResolveMemoryReference extends Pass {
def name = "Resolve Memory Reference"
type AnnotatedMemories = collection.mutable.ArrayBuffer[DefAnnotatedMemory]
/** If a candidate memory is identical except for name to another, add an
* annotation that references the name of the other memory.
*/
def updateMemStmts(uniqueMems: AnnotatedMemories)(s: Statement): Statement = s match {
case m: DefAnnotatedMemory =>
uniqueMems find (x => eqMems(x, m)) match {
case None =>
uniqueMems += m
m
case Some(proto) => m copy (memRef = Some(proto.name))
}
case s => s map updateMemStmts(uniqueMems)
}
def updateMemMods(m: DefModule) = {
val uniqueMems = new AnnotatedMemories
(m map updateMemStmts(uniqueMems))
}
def run(c: Circuit) = c copy (modules = c.modules map updateMemMods)
}
|
