blob: 7da94be8b8b747fd33b612d734c8bcea4e6f4ca0 (
plain)
1
2
3
4
5
6
7
8
9
10
|
package firrtl.passes
import firrtl.ir._
import firrtl.options.PreservesAll
import firrtl.Transform
object ToWorkingIR extends Pass with PreservesAll[Transform] {
override def prerequisites = firrtl.stage.Forms.MinimalHighForm
def run(c:Circuit): Circuit = c
}
|
