blob: 03faaf3ca812214375cfd886eb95e985057f4ab6 (
plain)
1
2
3
4
5
6
7
8
9
10
|
package firrtl.passes
import firrtl.ir._
import firrtl.Transform
object ToWorkingIR extends Pass {
override def prerequisites = firrtl.stage.Forms.MinimalHighForm
override def invalidates(a: Transform) = false
def run(c: Circuit): Circuit = c
}
|