blob: 75cca77ac63ea3ccd9a0f0e41a9a3c2537b026bf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
// See LICENSE for license details.
package firrtl.passes
import firrtl.Transform
import firrtl.ir._
import firrtl.{WSubAccess, WSubIndex}
import firrtl.Mappers._
import firrtl.options.{Dependency, PreservesAll}
/** Replaces constant [[firrtl.WSubAccess]] with [[firrtl.WSubIndex]]
* TODO Fold in to High Firrtl Const Prop
*/
object ReplaceAccesses extends Pass with PreservesAll[Transform] {
override val prerequisites = firrtl.stage.Forms.Deduped :+ Dependency(PullMuxes)
def run(c: Circuit): Circuit = {
def onStmt(s: Statement): Statement = s map onStmt map onExp
def onExp(e: Expression): Expression = e match {
case WSubAccess(ex, UIntLiteral(value, width), t, g) => WSubIndex(onExp(ex), value.toInt, t, g)
case _ => e map onExp
}
c copy (modules = c.modules map (_ map onStmt))
}
}
|