blob: 087ddeca6f5c44cc40da11d8d5018097cba524d1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
// See LICENSE for license details.
package firrtl
package passes
import firrtl.ir._
object RemoveEmpty extends Pass {
private def onModule(m: DefModule): DefModule = {
m match {
case m: Module => Module(m.info, m.name, m.ports, Utils.squashEmpty(m.body))
case m: ExtModule => m
}
}
def run(c: Circuit): Circuit = Circuit(c.info, c.modules.map(onModule), c.main)
}
|