From 5d3061bfed8445370e6fa97ec9238ba49e8fafbc Mon Sep 17 00:00:00 2001
From: azidar
Date: Mon, 24 Aug 2015 11:45:37 -0700
Subject: Changed all tests to use verilog backend.

---
 test/passes/infer-widths/dsh.fir    | 2 +-
 test/passes/infer-widths/gcd.fir    | 2 +-
 test/passes/infer-widths/simple.fir | 2 +-
 3 files changed, 3 insertions(+), 3 deletions(-)

(limited to 'test/passes/infer-widths')

diff --git a/test/passes/infer-widths/dsh.fir b/test/passes/infer-widths/dsh.fir
index 47940d25..77986134 100644
--- a/test/passes/infer-widths/dsh.fir
+++ b/test/passes/infer-widths/dsh.fir
@@ -1,4 +1,4 @@
-; RUN: firrtl -i %s -o %s.flo -X flo -p cd 2>&1 | tee %s.out | FileCheck %s
+; RUN: firrtl -i %s -o %s.v -X verilog -p cd 2>&1 | tee %s.out | FileCheck %s
 
 ;CHECK: Infer Widths
 
diff --git a/test/passes/infer-widths/gcd.fir b/test/passes/infer-widths/gcd.fir
index a83a79a7..0002fffe 100644
--- a/test/passes/infer-widths/gcd.fir
+++ b/test/passes/infer-widths/gcd.fir
@@ -1,4 +1,4 @@
-; RUN: firrtl -i %s -o %s.flo -X flo -p ctd 2>&1 | tee %s.out | FileCheck %s
+; RUN: firrtl -i %s -o %s.v -X verilog -p ctd 2>&1 | tee %s.out | FileCheck %s
 
 ;CHECK: Infer Widths
 circuit top :
diff --git a/test/passes/infer-widths/simple.fir b/test/passes/infer-widths/simple.fir
index f88afcd6..13452ae2 100644
--- a/test/passes/infer-widths/simple.fir
+++ b/test/passes/infer-widths/simple.fir
@@ -1,4 +1,4 @@
-; RUN: firrtl -i %s -o %s.flo -X flo -p cTwd 2>&1 | tee %s.out | FileCheck %s
+; RUN: firrtl -i %s -o %s.v -X verilog -p cTwd 2>&1 | tee %s.out | FileCheck %s
 
 ;CHECK: Infer Widths
 circuit top :
-- 
cgit v1.2.3