From 4264d0c18948905ef0d924002ca828b19a69e69b Mon Sep 17 00:00:00 2001
From: azidar
Date: Thu, 30 Jul 2015 16:00:40 -0700
Subject: Updated error and feature tests. Fixed bug in detecting incorrect
 genders

---
 test/errors/gender/BulkWrong.fir | 12 ++++++++++++
 1 file changed, 12 insertions(+)
 create mode 100644 test/errors/gender/BulkWrong.fir

(limited to 'test/errors/gender')

diff --git a/test/errors/gender/BulkWrong.fir b/test/errors/gender/BulkWrong.fir
new file mode 100644
index 00000000..2b1792aa
--- /dev/null
+++ b/test/errors/gender/BulkWrong.fir
@@ -0,0 +1,12 @@
+; RUN: firrtl -i %s -o %s.v -X verilog -p c | tee %s.out | FileCheck %s
+; CHECK: Expression req is used as a sink but can only be used as a source.
+
+circuit BTB :
+  module BTB : 
+    input clk : Clock
+    input reset : UInt<1>
+    input req : {valid : UInt<1>, bits : {addr : UInt<39>}}
+
+    wire x : {valid : UInt<1>, bits : {addr : UInt<39>}}
+
+    req <> x
-- 
cgit v1.2.3