From fb625a03237a2ec094778d8e8c0935d5b8e2c715 Mon Sep 17 00:00:00 2001
From: azidar
Date: Fri, 31 Jul 2015 17:27:38 -0700
Subject: Reading from output ports no longer causes errors

---
 src/main/stanza/errors.stanza    | 2 +-
 test/errors/gender/BulkWrong.fir | 2 ++
 2 files changed, 3 insertions(+), 1 deletion(-)

diff --git a/src/main/stanza/errors.stanza b/src/main/stanza/errors.stanza
index 924eba2c..a008a25b 100644
--- a/src/main/stanza/errors.stanza
+++ b/src/main/stanza/errors.stanza
@@ -695,7 +695,7 @@ defn InferDirection (info:FileInfo,name:Symbol) :
 defn dir-to-gender (d:PortDirection) -> Gender :
    switch {_ == d} :
       INPUT : MALE
-      OUTPUT : FEMALE
+      OUTPUT : BI-GENDER
 
 defn gender (s:DefAccessor) -> Gender :
    switch {_ == acc-dir(s)} :
diff --git a/test/errors/gender/BulkWrong.fir b/test/errors/gender/BulkWrong.fir
index 13534385..632dd709 100644
--- a/test/errors/gender/BulkWrong.fir
+++ b/test/errors/gender/BulkWrong.fir
@@ -6,7 +6,9 @@ circuit BTB :
     input clk : Clock
     input reset : UInt<1>
     input req : {valid : UInt<1>, bits : {addr : UInt<39>}}
+    output r : UInt<1>
 
     wire x : {valid : UInt<1>, bits : {addr : UInt<39>}}
 
     req <> x
+    x.valid := r
-- 
cgit v1.2.3