| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2015-08-24 | Changed all tests to use verilog backend. | azidar | |
| 2015-07-14 | Pass most tests. The ones that do not pass are not expected to, yet | azidar | |
| 2015-06-03 | Fixed verilog backend bugs. Passes ALU. Fails Datapath | azidar | |
| 2015-06-02 | Changed Core.fir so dshl wasn't huge. Fixed padding pass to preserve correct ↵ | azidar | |
| low-firrtl syntax. Generates verilog that compiles, but is not correct | |||
| 2015-06-02 | Added sequential/combinational memories. Started debugging verilog backend. ↵ | azidar | |
| Added Long support so UInt(LARGENUMBER) works | |||
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |