| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-01-16 | New memory works with verilog. Slowly changing tests and fixing bugs. | azidar | |
| Decided to not have Conditionally in low firrtl - instead, Print and Stop have enables | |||
| 2015-08-24 | Changed all tests to use verilog backend. | azidar | |
| 2015-05-29 | Added custom pass. Does not correctly run, stanza just spins. Requires ↵ | azidar | |
| debugging. | |||
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |