aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-09-13clean up MemUtilsDonggyu Kim
2016-09-12Add LegalizeSpec for testing Verilog Legalization passJack
2016-09-12Add legalization of pad operation on literals.Jack
2016-09-12Cast bit select of SInt in PadWidths to SIntJack
2016-09-12Legalize bit select. Run Legalize after PadWidths.Jack
2016-09-12Change Legalize Connect to respect SIntJack
2016-09-12Change Legalize Shift Right to respect SIntjackkoenig
2016-09-12Change bitWidth to support ClockTypejackkoenig
2016-09-12Add unapply for GroundTypejackkoenig
2016-09-12Change Mappers to Value Classesjackkoenig
2016-09-12Rework map functions as class methodsjackkoenig
2016-09-12Added test to check invalid bug was fixedazidar
2016-09-12Fixed bug where nodes of Invalids where createdazidar
2016-09-12Bug fix -- remove all empty expressions after ReplSeqMem passes (#294)Angie Wang
2016-09-08Revert Expand Whens to process a set of connection lhsjackkoenig
2016-09-08Remove brittle ReplSeqMemTestjackkoenig
2016-09-08memoize nodes in ExpandWhensDonggyu Kim
2016-09-08remove Utils.{AND, OR, NOT, EQV}Donggyu Kim
2016-09-08clean up ExpandWhensDonggyu Kim
2016-09-08refactor RemoveCHIRRTLDonggyu Kim
2016-09-08refactor resolvesDonggyu Kim
2016-09-08refactor InferTypesDonggyu Kim
2016-09-08split Passes.scala into multiple files(InferTypes.scala, Resolves.scala, Remo...Donggyu Kim
2016-09-08refactor InferWidthsDonggyu Kim
2016-09-07put InferWidths in a seperate file and fix spacesDonggyu Kim
2016-09-07refactor checksDonggyu Kim
2016-09-07clean up PrimOpsDonggyu Kim
2016-09-07clean up miscsDonggyu Kim
2016-09-07clean up WIR.scalaDonggyu Kim
2016-09-07Merge branch 'master' into cleanup_passesAdam Izraelevitz
2016-09-07clean up Emitter.scala (#275)Donggyu
2016-09-07clean up SplitExpressionsDonggyu Kim
2016-09-07clean up LowerTypesDonggyu Kim
2016-09-07clean up PullMuxes & ExpandConnectsDonggyu Kim
2016-09-07clean up Utils.scalaDonggyu Kim
2016-09-07remove Utils.ONEDonggyu Kim
2016-09-07remove Utils.tpeDonggyu Kim
2016-09-07Utils.scala: remove vars with foldDonggyu Kim
2016-09-07Added ReplaceSubAccesses before RemoveSubAccessesazidar
2016-09-07add caches for create_exps in RemoveAccessDonggyu Kim
2016-09-07clean up RemoveAccessesDonggyu Kim
2016-09-06optimize equals of WrappedExpression & WrappedTypeDonggyu Kim
2016-09-06remove unnecessary mappers in NamespaceDonggyu Kim
2016-09-06replace flatMap with foldLeft in create_expsDonggyu Kim
2016-09-06Address style feedback and add tests for getConnectOrigin utilityAngie
2016-09-06Support optionally filling write mask to data width via transform input confi...Angie
2016-09-06Expanded annotations for valid memory sizesAngie
2016-09-06Edited conf generation to handle mem namespace collisionAngie
2016-09-06Made the connect origin function more powerfulAngie
2016-09-06Added simple unit test for ReplSeqMemAngie
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 16:15:38 +0000