| Age | Commit message (Collapse) | Author |
|
Add function for diff assignments for sim and synthesis to VerilogEmitter
Fixes #155
|
|
Canonicalizes catching/throwing PassExceptions.
|
|
also check for it int unittest
|
|
|
|
Fixes #147
|
|
|
|
Transforms are new unit of modularity within the compiler.
|
|
|
|
|
|
Add unit tests for splitting expressions and padding widths
|
|
|
|
RemoveValidIf, SplitExpressions, and PadWidths
|
|
This is to start moving stuff out of Emitter and into separate passes
|
|
|
|
|
|
|
|
Changed initialization to assign the correct number of random bits.
|
|
Fixes #133
|
|
|
|
|
|
|
|
|
|
|
|
Fixes #113 and Fixes #150
|
|
|
|
|
|
|
|
|
|
Make EmptyExpression part of WIR
|
|
Change Field from IsDeclaration to HasName
Make WDefInstance an IsDeclaration
|
|
|
|
|
|
|
|
time uses LazyLogging, also delete import PrimOps._ (cyclic reference)
|
|
|
|
|
|
|
|
the leaf directions are the same
|
|
easier testing, because we don't the source locator information to say a test fails
|
|
|
|
|
|
|
|
Also add pass to Verilog Compiler list of passes
This pass appends '_' to the names of aggregate types that would cause a name collision during LowerTypes.
|
|
|
|
|
|
Make loweredName a public utility function of the Pass
|
|
|
|
|
|
|
|
|