aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/InferReadWriteSpec.scala
AgeCommit message (Collapse)Author
2016-11-04Cleanup license at top of every file (#364)Jack Koenig
Replace with more sensible comment to see LICENSE rather than including the whole license in every file
2016-11-04Refactor Compilers and Transformsjackkoenig
* Transform Ids now handled by Class[_ <: Transform] instead of magic numbers * Transforms define inputForm and outputForm * Custom transforms can be inserted at runtime into compiler or the Driver * Current "built-in" custom transforms handled via above mechanism * Verilog-specific passes moved to the Verilog emitter
2016-10-30Keep package name + directory structure consistent (#354)Colin Schmidt
* Keep package name + directory structure consistent This annoyed me so heres a PR * fix InferReadWrite references * delete .ConvertFixedToSInt.scala.swo
2016-09-21Fix clock connections in InferReadWrite (#310)Donggyu
2016-09-21refactor InferReadWriteDonggyu Kim
2016-08-03fixes small mistakes in serialize (#216)Donggyu
2016-08-02make infer readwrite ports optionalDonggyu Kim
turned on with '--inferRW <circuit name>'