aboutsummaryrefslogtreecommitdiff
path: root/src/main/stanza
AgeCommit message (Expand)Author
2016-01-16Finished first cut at new firrtl - time for testing! Chirrtl requires masks t...azidar
2016-01-16Fixed a bunch of tests, and minor bugsazidar
2016-01-16Added src and test filesazidar
2016-01-16WIP adding chirrtlazidar
2016-01-16WIP Almost there, need to generate enable connectionsazidar
2016-01-16WIP. Fixed a bunch of tests. Starting on implementing chirrtl, but hit roadbl...azidar
2016-01-16WIP getting through testsazidar
2016-01-16Finished supporting nested accesses. Required some nuianced thinking. Pass al...azidar
2016-01-16WIP, hit semantic bug in WSubAccessazidar
2016-01-16New memory works with verilog. Slowly changing tests and fixing bugs.azidar
2016-01-16WIP. Compiles and almost done with verilog backend. Need to think about emitt...azidar
2016-01-16WIP. Compiles and there's some outputazidar
2016-01-16WIP. Compiles, need to testazidar
2016-01-16WIPazidar
2016-01-16WIP need to correctly output readwrite portsazidar
2016-01-16Printf no longer adds a new lineazidar
2016-01-16shift right does not cast input as signedazidar
2016-01-16Extraction inputs are no longer castazidar
2016-01-16Width of multiply is sum of input widthsazidar
2016-01-16Removed print statementsazidar
2016-01-16Fixed inline-indexers bug where genders weren't properly calculated inazidar
2016-01-16Moved integer declaration inside module to be verilog (not system-verilog) co...Adam Izraelevitz
2016-01-16Stop now emits correct verilog to stop simulation, required passing a string ...azidar
2016-01-16Fixed bug in printf and stop to correctly print to STDERRazidar
2016-01-16Finished adding clocks to Stop and Printazidar
2015-12-11Added LoFirrtl compiler, can be called with -X lofirrtlazidar
2015-11-02Deleted extranous passes.stanza comments, updated standard passes. Added supp...jackkoenig
2015-10-30Added support for -b <backend> so that specific passes can be run then a back...jackkoenig
2015-10-14Don't emit SystemVerilog keywordsAndrew Waterman
2015-10-07Added Printf and Stop to firrtl. #23 #24.azidar
2015-10-06Merge pull request #45 from ucb-bar/change-mem-typeAdam Izraelevitz
2015-10-01Merge pull request #43 from ucb-bar/new-semanticsAndrew Waterman
2015-10-01Changed DefMemory to be a non-vector type with a size member. Necessary for A...azidar
2015-10-01Change of FIRRTL semantics!azidar
2015-09-30Moved To-Real-Ir earlier, so CheckWidth could happen before PadWidthazidar
2015-09-30Fixed naming bug where __1 was matching. Caused lots o issues.azidar
2015-09-29Fixed final bug. All tests pass. Accessors are a go.azidar
2015-09-29Added DecToIndexer/DecFromIndexer. Fixed most use cases of incorrect catching...azidar
2015-08-31Sped up low form check by not checking the type of every expression, as it is...azidar
2015-08-28Moved check type and check kind after check genderazidar
2015-08-26Fixed bug where subfields weren't entirely removedazidar
2015-08-26Fixed bug where firrtl was incorrectly judging the width of a bigint. #36 #37.azidar
2015-08-25Fix Verilog backend for mixed signed-unsigned opsAndrew Waterman
2015-08-25Fixed bug in split expression that leaked connect statements out of a conditi...azidar
2015-08-25Removed IntWidth, now only use LongWidth. Now do width inference for Constant...azidar
2015-08-25Added width check pass with tests. #22.azidar
2015-08-24Temporarily deprecated the flo backend until I fix itazidar
2015-08-24Added BigInt error if passed a string without starting with a b or hazidar
2015-08-20Added tests, cleaned up repoazidar
2015-08-20Added Poison node. Includes tests. #26.azidar
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 12:47:53 +0000