aboutsummaryrefslogtreecommitdiff
path: root/src/main/stanza/ir-utils.stanza
AgeCommit message (Collapse)Author
2016-01-27Reworked readwriter typesazidar
2016-01-25Added isinvalid and validifazidar
2016-01-25Changed first generated name to use _0 postfixazidar
2016-01-24Added muxing on passive aggregate typesazidar
2016-01-24Added DefMemory to CInfer Typesazidar
2016-01-23Fixed bug where the write mask wasn't being generated correctlyazidar
2016-01-23Changed chirrtl to not require known mask valuesazidar
2016-01-20WIP, need to update chirrtl with new mask syntaxazidar
2016-01-16Added hashed on get flipazidar
2016-01-16Sped up some passes. Added global mname to allow easy per-module hashes for ↵azidar
accellerating functions
2016-01-16Finished first cut at new firrtl - time for testing! Chirrtl requires masks ↵azidar
to be specified with write and rdwr mports
2016-01-16Fixed a bunch of tests, and minor bugsazidar
2016-01-16WIP Almost there, need to generate enable connectionsazidar
2016-01-16WIP. Fixed a bunch of tests. Starting on implementing chirrtl, but hit ↵azidar
roadblock in assigning clocked ports
2016-01-16WIP getting through testsazidar
2016-01-16Finished supporting nested accesses. Required some nuianced thinking. Pass ↵azidar
all feature tests. Deleted CondRead because it tested a problem we don't have any more
2016-01-16WIP, hit semantic bug in WSubAccessazidar
2016-01-16New memory works with verilog. Slowly changing tests and fixing bugs.azidar
Decided to not have Conditionally in low firrtl - instead, Print and Stop have enables
2016-01-16WIP. Compiles and almost done with verilog backend. Need to think about ↵azidar
emitting ports (and the assignments to them)
2016-01-16WIP. Compiles, need to testazidar
2016-01-16WIPazidar
2016-01-16WIP need to correctly output readwrite portsazidar
2016-01-16Finished adding clocks to Stop and Printazidar
2015-10-30Added support for -b <backend> so that specific passes can be run then a ↵jackkoenig
backend can be applied. Added firrtl compiler for emitting firrtl
2015-10-14Don't emit SystemVerilog keywordsAndrew Waterman
2015-10-07Added Printf and Stop to firrtl. #23 #24.azidar
2015-10-06Merge pull request #45 from ucb-bar/change-mem-typeAdam Izraelevitz
Changed DefMemory to be a non-vector type with a size member
2015-10-01Changed DefMemory to be a non-vector type with a size member. Necessary for ↵azidar
ASIC backend.
2015-09-30Fixed naming bug where __1 was matching. Caused lots o issues.azidar
2015-08-26Fixed bug where firrtl was incorrectly judging the width of a bigint. #36 #37.azidar
2015-08-25Removed IntWidth, now only use LongWidth. Now do width inference for ↵azidar
Constants in parser, and correctly subtract 1 (except when 0) when calculating width from num-bits of BigInt
2015-08-20Added Poison node. Includes tests. #26.azidar
2015-08-20Added rsh to BigInt library. Const Prop now works on rsh's on constants. #19.azidar
2015-08-19Switched to new bigint libraryazidar
2015-08-04Added verilog keywords to uniquify themazidar
2015-08-04Fixed reading from instance's input ports. Fixed unique naming bug.azidar
2015-08-03Changed name mangling to use _ as a delin. Fixed bug in checking forazidar
invalid <> assignments.
2015-08-03Fixed performance bug in Split Expressions. Changed delin for connect ↵azidar
indexed. Fixed various broken tests.
2015-07-30Added module name to error messages.azidar
2015-07-30Added eqv for bitwise equality, and change eq to be arithmetic equalityazidar
2015-07-30Updated lots of tests so they pass. Found one bug in expand whensazidar
2015-07-21Made things go faster. Still in progress. Expand when now removesAdam Izraelevitz
non-referenced declarations that are not instances, but it doesn't work right now.
2015-07-17Datapath compiles with Chisel 2.0 -> FIRRTL -> Verilog!Adam Izraelevitz
Had to separate initialization check pass Need to write dead code elimination pass Added LongWidth to support dshl that are huge
2015-07-14Added clock supportazidar
2015-07-14Still partial commit, many tests pass. Many tests fail.azidar
2015-07-14In progress commitazidar
2015-07-02Fixed performance bugs, runs 7x fasterazidar
2015-06-02Changed Core.fir so dshl wasn't huge. Fixed padding pass to preserve correct ↵azidar
low-firrtl syntax. Generates verilog that compiles, but is not correct
2015-06-02Added sequential/combinational memories. Started debugging verilog backend. ↵azidar
Added Long support so UInt(LARGENUMBER) works
2015-05-27Added sequential memories. mem no longer exists, must declare either cmem or ↵azidar
smem. Added firrtl-gensym utility to generate a hashmap of names
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-13 05:31:32 +0000