index
:
sfcX
1.6.x
master
sfc-scala3
Scala FIRRTL Compiler for chiselX
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
main
/
scala
/
firrtl
/
backends
Age
Commit message (
Expand
)
Author
2021-09-08
smt: make SMT + TransitionSystem lib public (#2350)
Kevin Laeufer
2021-09-08
smt: refactor SMT expression library (#2347)
Kevin Laeufer
2021-09-08
Multi protobuf module emission and consumption (#2344)
Jared Barocsi
2021-08-30
[smt] treat stop with non-zero ret like an assertion (#2338)
Kevin Laeufer
2021-08-10
[smt] make SMTLib + Btor2 emitters public objects (#2326)
Kevin Laeufer
2021-08-10
[smt] PropagatePresetAnnotations is now a real prereq (#2325)
Kevin Laeufer
2021-08-02
add emitter for optimized low firrtl (#2304)
Kevin Laeufer
2021-07-29
Dedup attribute annos (#2297)
Jared Barocsi
2021-07-14
Fix memory annotation deduplication (#2286)
Jared Barocsi
2021-06-17
smt: include firrtl statement names in SMT and btor2 output (#2270)
Kevin Laeufer
2021-06-17
Add Protocol Buffer emission (#2271)
Schuyler Eldridge
2021-06-14
Add -X mhigh compiler for minimal high form (#2268)
Schuyler Eldridge
2021-04-19
Don't use declaration-assigns for wires representing mem ports (#2189)
Albert Magyar
2021-04-11
smt: use existing bitWidth API (#2175)
edwardcwang
2021-04-05
Allow direct emission of sync-read memories to Verilog
Albert Magyar
2021-04-01
Add memory initialization options for synthesis (#2166)
Carlos Eduardo
2021-03-16
Fix issue where inlined cvt could cause crash (#2124)
Jack Koenig
2021-03-09
Fix the readmem statements in nested block (#2109)
Carlos Eduardo
2021-03-09
Create annotation to allow inline readmem in Verilog (#2107)
Carlos Eduardo
2021-03-09
SMT Backend: model Invalid and Division by Zero with DefRandom nodes (#2104)
Kevin Laeufer
2021-03-08
SMT: memory port inout fields cannot be used as RHS expressions (#2105)
Kevin Laeufer
2021-03-04
SMT Backend: move undefined memory behavior modelling to firrtl IR level (#2095)
Kevin Laeufer
2021-02-25
Emit space after 'if' for all Verilog conditional synchronous assignments (#2...
Albert Magyar
2021-01-20
Cleanup some warnings (#2032)
Jack Koenig
2021-01-19
Restore scalafmt CI check (#2047)
Jack Koenig
2021-01-19
smt: run DeadCodeElimination after PropagatePresetAnnotations (#2036)
Kevin Laeufer
2020-12-02
smt: add support for uninterpreted ext modules (#1994)
Kevin Laeufer
2020-11-11
smt: add support for write-first memories (#1948)
Kevin Laeufer
2020-11-10
Fix SMT Memory Bug (#1942)
Kevin Laeufer
2020-11-10
Refactor emiter (#1879)
Jiuyang Liu
2020-11-09
smt: ensure that all signals have a unique name (#1943)
Kevin Laeufer
2020-09-16
Change to Apache 2.0 License (#1901)
Chick Markley
2020-08-26
smt: ignore clock signals when converting to transition system (#1866)
Kevin Laeufer
2020-08-14
All of src/ formatted with scalafmt
chick
2020-08-15
experimental SMTLib and btor2 emitter (#1826)
Kevin Laeufer