| Age | Commit message (Collapse) | Author |
|---|
|
Updated Scala FIRRTL with Testing and Infer-Types Pass
|
|
convert object <=> string, added eqv and neqv
|
|
modified Logger slightly, added Primops object for utility functions, minor changes in Utils
|
|
sense for some applications, also fixed up printing to better match stanza implementation
|
|
|
|
printing to match stanza implementation
|
|
|
|
of printVars still missing. Added Logger class for debug printing
|
|
|
|
for unknown width. Also added test to check this
|
|
|
|
|
|
|
|
|
|
|
|
Changed DefMemory to be a non-vector type with a size member
|
|
Conflicts:
README.md
|
|
|
|
|
|
Add Scala implementation to firrtl repo
|
|
|
|
AST -> String). Uses ANTLRv4 to generate concrete syntax parser
|
|
Change of FIRRTL semantics!
|
|
Fix init accessor
|
|
ASIC backend.
|
|
Assignments to a register are no longer affected by enclosing when
statements:
when p :
reg r : UInt,clk,reset
r := a
will lower to:
reg r : UInt,clk,reset
r := a
instead of:
reg r : UInt,clk,reset
when p : r := a
|
|
StandardVerilogCompiler
|
|
Make Link.fir reference relative path
|
|
|
|
particular directory structure.
|
|
|
|
|
|
|
|
|
|
|
|
catching of initialization of accessors. Missing use case of accessing an accessor. Still need to update tests to pass
|
|
|
|
|
|
|
|
enable with muxing the index with poison bits
|
|
is unneeded
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Code like
add(UInt<1>(1), SInt<1>(1))
was resulting in Verilog like
$signed(1'h1) + $signed(1'sh1)
which is incorrect: it computes -2, not 0. The fix is to zero-extend the
unsigned operand, e.g.
$signed({1'b0,1'h1}) + $signed(1'sh1)
|
|
conditional assignment
|
