aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-07-08Remove some warnings (#1118)Leway Colin
2019-07-03Merge pull request #1079 from freechipsproject/dependency-apiSchuyler Eldridge
2019-07-03Make Transform extend TransformLikeSchuyler Eldridge
2019-07-03Add PhaseManager testsSchuyler Eldridge
2019-07-03Add DependencyManager and PhaseManagerSchuyler Eldridge
2019-07-03Add PreservesAll stackable trait for DependencyAPISchuyler Eldridge
2019-07-03Add a DependencyAPI to firrtl.options.PhaseSchuyler Eldridge
2019-07-03Add seeded topological sort to DiGraphSchuyler Eldridge
2019-07-03Remove shadow type parameter (#1108)Leway Colin
2019-07-02Make sure directory exist before writing (#1110)Leway Colin
2019-06-28Remove deprecated ComponentName from CombinationalPath annotation (#1107)Albert Magyar
2019-06-28Fix typo (#1101)Leway Colin
2019-06-28Add Test for AddDefaults phase (#1106)Leway Colin
2019-06-20Use pattern match instead of hardcode position (#1102)Leway Colin
2019-06-18Use scalafix to remove unused import and deprecated procedure syntax (#1074)Leway Colin
2019-06-13Merge pull request #1095 from colin4124/patch-2Schuyler Eldridge
2019-06-13Remove unused variablesLeway Colin
2019-06-06Fix bad FirrtlStage deprecation warning (#1094)Schuyler Eldridge
2019-06-05Merge pull request #1093 from colin4124/patch-1Schuyler Eldridge
2019-06-06Fix typo.Leway Colin
2019-06-03spec: mixed-input arguments for prim ops are no longer allowed (#1085)Kevin Laeufer
2019-05-29make analog attachment order fixed with linked hash map (#1089)harrisonliew
2019-05-24Emit legal Verilog literals for ExtModule IntParams > 32-bit (#1087)Jack Koenig
2019-05-09Bugfix: GroupComponents (#1082)Adam Izraelevitz
2019-05-04Add register init to RemoveWires dependencies (#1078)Schuyler Eldridge
2019-05-04Use UnknownKind instead misrepresented NodeKind (#1076)Leway Colin
2019-04-29Merge pull request #1081 from freechipsproject/fixnodedupannotationSchuyler Eldridge
2019-04-29Update NoCircuitDedupAnnotation so it's available from firrtl.stage.FirrtlMainJim Lawson
2019-04-26Merge pull request #1005 from freechipsproject/f764.7Jack Koenig
2019-04-25Add ShellOption, DeletedWrapperSchuyler Eldridge
2019-04-25OptionsView/Viewer typeclass canonicalizationsSchuyler Eldridge
2019-04-25Add tests for Annotations/Options refactorSchuyler Eldridge
2019-04-25Add FirrtlStage, make Driver compatibility layerSchuyler Eldridge
2019-04-22Improve registered library help textSchuyler Eldridge
2019-04-22Change Memory Depth to a BigInt (#1075)Jack Koenig
2019-04-17Remove unnecessary 'FIRRTLParser' prefix (#1072)Leway Colin
2019-04-11LowerTypesSpec: additional unit test (#1071)edwardcwang
2019-04-10Remove redundant code (#1069)Leway Colin
2019-03-29Faster reg constprop (#1067)Albert Magyar
2019-03-28Merge pull request #1065 from freechipsproject/dce-printf-stopAndrew Waterman
2019-03-28Merge branch 'master' into dce-printf-stopJack Koenig
2019-03-26Convert the RemoveAccesses object into a class. (#1058)Jim Lawson
2019-03-26Add test for DCE of printf and stopAndrew Waterman
2019-03-26DCE printf and stop statements with constant-0 enablesAndrew Waterman
2019-03-25Correct a typo in spec.tex (#1063)Felix Yan
2019-03-19Designs with no SeqMems should produce empty MemConf strings, and this should...John Wright
2019-03-18Add serialization support for LoadMemoryFileType in LoadMemoryAnnotation (#1056)Jim Lawson
2019-03-07Add a data structure for memory conf reading and writing (#1041)John Wright
2019-03-05Advertise FIRRTL grammar support in AtomJean Bruant
2019-02-28Make mergify run when no reviews request changes (#1043)Adam Izraelevitz
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 15:56:32 +0000