aboutsummaryrefslogtreecommitdiff
path: root/test/passes/expand-whens/reg-dwc.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/passes/expand-whens/reg-dwc.fir')
-rw-r--r--test/passes/expand-whens/reg-dwc.fir6
1 files changed, 3 insertions, 3 deletions
diff --git a/test/passes/expand-whens/reg-dwc.fir b/test/passes/expand-whens/reg-dwc.fir
index ac0f405b..6d5158cc 100644
--- a/test/passes/expand-whens/reg-dwc.fir
+++ b/test/passes/expand-whens/reg-dwc.fir
@@ -7,7 +7,7 @@ circuit top :
p := UInt(1)
reg r : UInt,clk,reset
when p :
- r := UInt(20)
+ r := UInt(2)
; CHECK: Expand Whens
@@ -15,8 +15,8 @@ circuit top :
; CHECK: module top :
; CHECK: wire p : UInt
; CHECK: reg r : UInt
-; CHECK: p := UInt(1)
-; CHECK: when p : r := UInt(20)
+; CHECK: p := UInt("h00000001")
+; CHECK: when p : r := UInt("h00000002")
; CHECK: Finished Expand Whens