aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/firrtlTests/transforms/TopWiringTest.scala')
-rw-r--r--src/test/scala/firrtlTests/transforms/TopWiringTest.scala8
1 files changed, 1 insertions, 7 deletions
diff --git a/src/test/scala/firrtlTests/transforms/TopWiringTest.scala b/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
index 1c01d6d2..089f4a10 100644
--- a/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
+++ b/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
@@ -3,21 +3,15 @@
package firrtlTests
package transforms
-import org.scalatest.FlatSpec
-import org.scalatest.Matchers
-import org.scalatest.junit.JUnitRunner
import java.io._
import firrtl._
-import firrtl.ir.{Circuit, Type, GroundType, IntWidth}
+import firrtl.ir.{Type, GroundType, IntWidth}
import firrtl.Parser
-import firrtl.passes.PassExceptions
import firrtl.annotations.{
- Named,
CircuitName,
ModuleName,
ComponentName,
- Annotation,
Target
}
import firrtl.transforms.TopWiring._