aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/annotationTests
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/firrtlTests/annotationTests')
-rw-r--r--src/test/scala/firrtlTests/annotationTests/TargetSpec.scala2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/test/scala/firrtlTests/annotationTests/TargetSpec.scala b/src/test/scala/firrtlTests/annotationTests/TargetSpec.scala
index da154b6a..1bc4c927 100644
--- a/src/test/scala/firrtlTests/annotationTests/TargetSpec.scala
+++ b/src/test/scala/firrtlTests/annotationTests/TargetSpec.scala
@@ -9,7 +9,6 @@ import firrtlTests.FirrtlPropSpec
class TargetSpec extends FirrtlPropSpec {
def check(comp: Target): Unit = {
val named = Target.convertTarget2Named(comp)
- println(named)
val comp2 = Target.convertNamed2Target(named)
assert(comp.toGenericTarget.complete == comp2)
}
@@ -43,7 +42,6 @@ class TargetSpec extends FirrtlPropSpec {
val x_reg0_data = top.instOf("x", "X").ref("reg0").field("data")
top.instOf("x", "x")
top.ref("y")
- println(x_reg0_data)
}
property("Should serialize and deserialize") {
val circuit = CircuitTarget("Circuit")