diff options
Diffstat (limited to 'src/test/scala/firrtlTests/VerilogEmitterTests.scala')
| -rw-r--r-- | src/test/scala/firrtlTests/VerilogEmitterTests.scala | 8 |
1 files changed, 0 insertions, 8 deletions
diff --git a/src/test/scala/firrtlTests/VerilogEmitterTests.scala b/src/test/scala/firrtlTests/VerilogEmitterTests.scala index 862a9605..6928718a 100644 --- a/src/test/scala/firrtlTests/VerilogEmitterTests.scala +++ b/src/test/scala/firrtlTests/VerilogEmitterTests.scala @@ -12,14 +12,6 @@ import firrtl.passes._ import firrtl.Parser.IgnoreInfo class DoPrimVerilog extends FirrtlFlatSpec { - private def executeTest(input: String, expected: Seq[String], compiler: Compiler) = { - val writer = new StringWriter() - compiler.compile(CircuitState(parse(input), ChirrtlForm), writer) - val lines = writer.toString().split("\n") map normalized - expected foreach { e => - lines should contain(e) - } - } "Xorr" should "emit correctly" in { val compiler = new VerilogCompiler val input = |