aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/IntegrationSpec.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/firrtlTests/IntegrationSpec.scala')
-rw-r--r--src/test/scala/firrtlTests/IntegrationSpec.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/test/scala/firrtlTests/IntegrationSpec.scala b/src/test/scala/firrtlTests/IntegrationSpec.scala
index f4173143..6ac45b6d 100644
--- a/src/test/scala/firrtlTests/IntegrationSpec.scala
+++ b/src/test/scala/firrtlTests/IntegrationSpec.scala
@@ -37,8 +37,8 @@ class GCDSplitEmissionExecutionTest extends FirrtlFlatSpec {
topFile should exist
// Copy harness over
- val harness = new File(testDir, s"top.cpp")
- copyResourceToFile(cppHarness.toString, harness)
+ val harness = new File(testDir, s"testTop.cpp")
+ copyResourceToFile(cppHarnessResourceName, harness)
// topFile will be compiled by Verilator command by default but we need to also include dutFile
verilogToCpp(top, testDir, Seq(dutFile), harness).!