aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala')
-rw-r--r--src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala17
1 files changed, 16 insertions, 1 deletions
diff --git a/src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala b/src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala
index fb7ecfdb..15dffee6 100644
--- a/src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala
+++ b/src/test/scala/firrtlTests/InlineBooleanExpressionsSpec.scala
@@ -8,7 +8,7 @@ import firrtl.options.Dependency
import firrtl.passes._
import firrtl.transforms._
import firrtl.testutils._
-import firrtl.stage.TransformManager
+import firrtl.stage.{PrettyNoExprInlining, TransformManager}
class InlineBooleanExpressionsSpec extends FirrtlFlatSpec {
val transform = new InlineBooleanExpressions
@@ -312,4 +312,19 @@ class InlineBooleanExpressionsSpec extends FirrtlFlatSpec {
| o <= add(a, not(b))""".stripMargin
firrtlEquivalenceTest(input, Seq(new InlineBooleanExpressions))
}
+
+ it should s"respect --${PrettyNoExprInlining.longOption}" in {
+ val input =
+ """circuit Top :
+ | module Top :
+ | input a : UInt<1>
+ | input b : UInt<1>
+ | input c : UInt<1>
+ | output out : UInt<1>
+ |
+ | node _T_1 = and(a, b)
+ | out <= and(_T_1, c)""".stripMargin
+ val result = exec(input, PrettyNoExprInlining :: Nil)
+ (result) should be(parse(input).serialize)
+ }
}