aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/CustomTransformSpec.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/firrtlTests/CustomTransformSpec.scala')
-rw-r--r--src/test/scala/firrtlTests/CustomTransformSpec.scala5
1 files changed, 2 insertions, 3 deletions
diff --git a/src/test/scala/firrtlTests/CustomTransformSpec.scala b/src/test/scala/firrtlTests/CustomTransformSpec.scala
index 3a20082f..d1ff6fd1 100644
--- a/src/test/scala/firrtlTests/CustomTransformSpec.scala
+++ b/src/test/scala/firrtlTests/CustomTransformSpec.scala
@@ -30,9 +30,8 @@ class CustomTransformSpec extends FirrtlFlatSpec {
val delayModuleCircuit = parse(delayModuleString)
val delayModule = delayModuleCircuit.modules.find(_.name == delayModuleCircuit.main).get
- class ReplaceExtModuleTransform extends PassBasedTransform {
+ class ReplaceExtModuleTransform extends SeqTransform {
class ReplaceExtModule extends Pass {
- def name = "Replace External Module"
def run(c: Circuit): Circuit = c.copy(
modules = c.modules map {
case ExtModule(_, "Delay", _, _, _) => delayModule
@@ -40,7 +39,7 @@ class CustomTransformSpec extends FirrtlFlatSpec {
}
)
}
- def passSeq = Seq(new ReplaceExtModule)
+ def transforms = Seq(new ReplaceExtModule)
def inputForm = LowForm
def outputForm = HighForm
}