aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/transforms/FlattenRegUpdate.scala')
-rw-r--r--src/main/scala/firrtl/transforms/FlattenRegUpdate.scala10
1 files changed, 4 insertions, 6 deletions
diff --git a/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala b/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala
index eadbb0cb..242f238e 100644
--- a/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala
+++ b/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala
@@ -105,11 +105,9 @@ object FlattenRegUpdate {
* the register
*/
// TODO Preserve source locators
-class FlattenRegUpdate extends Transform {
- def inputForm = UnknownForm
- def outputForm = UnknownForm
+class FlattenRegUpdate extends Transform with DependencyAPIMigration {
- override val prerequisites = firrtl.stage.Forms.LowFormMinimumOptimized ++
+ override def prerequisites = firrtl.stage.Forms.LowFormMinimumOptimized ++
Seq( Dependency[BlackBoxSourceHelper],
Dependency[FixAddingNegativeLiterals],
Dependency[ReplaceTruncatingArithmetic],
@@ -117,9 +115,9 @@ class FlattenRegUpdate extends Transform {
Dependency[InlineCastsTransform],
Dependency[LegalizeClocksTransform] )
- override val optionalPrerequisites = firrtl.stage.Forms.LowFormOptimized
+ override def optionalPrerequisites = firrtl.stage.Forms.LowFormOptimized
- override val dependents = Seq.empty
+ override def dependents = Seq.empty
override def invalidates(a: Transform): Boolean = a match {
case _: DeadCodeElimination => true