aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/transforms/DeadCodeElimination.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/transforms/DeadCodeElimination.scala')
-rw-r--r--src/main/scala/firrtl/transforms/DeadCodeElimination.scala7
1 files changed, 4 insertions, 3 deletions
diff --git a/src/main/scala/firrtl/transforms/DeadCodeElimination.scala b/src/main/scala/firrtl/transforms/DeadCodeElimination.scala
index 3ed4dfd9..b8cfa54e 100644
--- a/src/main/scala/firrtl/transforms/DeadCodeElimination.scala
+++ b/src/main/scala/firrtl/transforms/DeadCodeElimination.scala
@@ -10,7 +10,7 @@ import firrtl.analyses.InstanceGraph
import firrtl.Mappers._
import firrtl.Utils.{throwInternalError, kind}
import firrtl.MemoizedHash._
-import firrtl.options.{Dependency, PreservesAll, RegisteredTransform, ShellOption}
+import firrtl.options.{Dependency, RegisteredTransform, ShellOption}
import collection.mutable
@@ -32,8 +32,7 @@ import collection.mutable
class DeadCodeElimination extends Transform
with ResolvedAnnotationPaths
with RegisteredTransform
- with DependencyAPIMigration
- with PreservesAll[Transform] {
+ with DependencyAPIMigration {
override def prerequisites = firrtl.stage.Forms.LowForm ++
Seq( Dependency(firrtl.passes.RemoveValidIf),
@@ -54,6 +53,8 @@ class DeadCodeElimination extends Transform
Dependency(passes.VerilogPrep),
Dependency[firrtl.AddDescriptionNodes] )
+ override def invalidates(a: Transform) = false
+
val options = Seq(
new ShellOption[Unit](
longOption = "no-dce",