aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/memlib/MemIR.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/memlib/MemIR.scala')
-rw-r--r--src/main/scala/firrtl/passes/memlib/MemIR.scala1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/main/scala/firrtl/passes/memlib/MemIR.scala b/src/main/scala/firrtl/passes/memlib/MemIR.scala
index 41691a0a..aa60fca0 100644
--- a/src/main/scala/firrtl/passes/memlib/MemIR.scala
+++ b/src/main/scala/firrtl/passes/memlib/MemIR.scala
@@ -5,7 +5,6 @@ package memlib
import firrtl._
import firrtl.ir._
-import Utils.indent
object DefAnnotatedMemory {
def apply(m: DefMemory): DefAnnotatedMemory = {