aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/TrimIntervals.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/TrimIntervals.scala')
-rw-r--r--src/main/scala/firrtl/passes/TrimIntervals.scala6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/main/scala/firrtl/passes/TrimIntervals.scala b/src/main/scala/firrtl/passes/TrimIntervals.scala
index 50da2323..cb87e10e 100644
--- a/src/main/scala/firrtl/passes/TrimIntervals.scala
+++ b/src/main/scala/firrtl/passes/TrimIntervals.scala
@@ -6,7 +6,7 @@ import firrtl.PrimOps._
import firrtl.ir._
import firrtl.Mappers._
import firrtl.constraint.{IsFloor, IsKnown, IsMul}
-import firrtl.options.{Dependency, PreservesAll}
+import firrtl.options.Dependency
import firrtl.Transform
/** Replaces IntervalType with SIntType, three AST walks:
@@ -20,7 +20,7 @@ import firrtl.Transform
* c. replace with SIntType
* 3) Run InferTypes
*/
-class TrimIntervals extends Pass with PreservesAll[Transform] {
+class TrimIntervals extends Pass {
override def prerequisites =
Seq( Dependency(ResolveKinds),
@@ -31,6 +31,8 @@ class TrimIntervals extends Pass with PreservesAll[Transform] {
override def optionalPrerequisiteOf = Seq.empty
+ override def invalidates(a: Transform) = false
+
def run(c: Circuit): Circuit = {
// Open -> closed
val firstPass = InferTypes.run(c map replaceModuleInterval)