aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/ResolveKinds.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/ResolveKinds.scala')
-rw-r--r--src/main/scala/firrtl/passes/ResolveKinds.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/main/scala/firrtl/passes/ResolveKinds.scala b/src/main/scala/firrtl/passes/ResolveKinds.scala
index 809ba2fc..67360b74 100644
--- a/src/main/scala/firrtl/passes/ResolveKinds.scala
+++ b/src/main/scala/firrtl/passes/ResolveKinds.scala
@@ -6,12 +6,13 @@ import firrtl._
import firrtl.ir._
import firrtl.Mappers._
import firrtl.traversals.Foreachers._
-import firrtl.options.PreservesAll
-object ResolveKinds extends Pass with PreservesAll[Transform] {
+object ResolveKinds extends Pass {
override def prerequisites = firrtl.stage.Forms.WorkingIR
+ override def invalidates(a: Transform) = false
+
type KindMap = collection.mutable.HashMap[String, Kind]
private def find_port(kinds: KindMap)(p: Port): Unit = {
@@ -45,4 +46,3 @@ object ResolveKinds extends Pass with PreservesAll[Transform] {
def run(c: Circuit): Circuit =
c copy (modules = c.modules map resolve_kinds)
}
-