aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/RemoveIntervals.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/RemoveIntervals.scala')
-rw-r--r--src/main/scala/firrtl/passes/RemoveIntervals.scala10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/main/scala/firrtl/passes/RemoveIntervals.scala b/src/main/scala/firrtl/passes/RemoveIntervals.scala
index 73f59b59..cf3d2ff2 100644
--- a/src/main/scala/firrtl/passes/RemoveIntervals.scala
+++ b/src/main/scala/firrtl/passes/RemoveIntervals.scala
@@ -8,6 +8,7 @@ import firrtl._
import firrtl.Mappers._
import Implicits.{bigint2WInt}
import firrtl.constraint.IsKnown
+import firrtl.options.{Dependency, PreservesAll}
import scala.math.BigDecimal.RoundingMode._
@@ -35,7 +36,14 @@ class WrapWithRemainder(info: Info, mname: String, wrap: DoPrim)
* c. replace with SIntType
* 3) Run InferTypes
*/
-class RemoveIntervals extends Pass {
+class RemoveIntervals extends Pass with PreservesAll[Transform] {
+
+ override val prerequisites: Seq[Dependency[Transform]] =
+ Seq( Dependency(PullMuxes),
+ Dependency(ReplaceAccesses),
+ Dependency(ExpandConnects),
+ Dependency(RemoveAccesses),
+ Dependency[ExpandWhensAndCheck] ) ++ firrtl.stage.Forms.Deduped
def run(c: Circuit): Circuit = {
val alignedCircuit = c