aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala')
-rw-r--r--src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala b/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala
index 717d95e8..35bd86ce 100644
--- a/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala
+++ b/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala
@@ -76,8 +76,8 @@ object CommonSubexpressionElimination extends Pass {
def run(c: Circuit): Circuit = {
val modulesx = c.modules.map {
- case m: ExModule => m
- case m: InModule => InModule(m.info, m.name, m.ports, cse(m.body))
+ case m: ExtModule => m
+ case m: Module => Module(m.info, m.name, m.ports, cse(m.body))
}
Circuit(c.info, modulesx, c.main)
}