aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/annotations
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/annotations')
-rw-r--r--src/main/scala/firrtl/annotations/Target.scala2
-rw-r--r--src/main/scala/firrtl/annotations/transforms/EliminateTargetPaths.scala2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/main/scala/firrtl/annotations/Target.scala b/src/main/scala/firrtl/annotations/Target.scala
index c89d3120..e7ea07ca 100644
--- a/src/main/scala/firrtl/annotations/Target.scala
+++ b/src/main/scala/firrtl/annotations/Target.scala
@@ -146,7 +146,7 @@ object Target {
case other =>
}
}
- subComps
+ subComps.toSeq
}
/** Checks if seq only contains [[TargetToken]]'s with select keywords
diff --git a/src/main/scala/firrtl/annotations/transforms/EliminateTargetPaths.scala b/src/main/scala/firrtl/annotations/transforms/EliminateTargetPaths.scala
index 18d9f449..402f7028 100644
--- a/src/main/scala/firrtl/annotations/transforms/EliminateTargetPaths.scala
+++ b/src/main/scala/firrtl/annotations/transforms/EliminateTargetPaths.scala
@@ -211,7 +211,7 @@ class EliminateTargetPaths extends Transform with DependencyAPIMigration {
}
// Return modified circuit and associated renameMap
- (cir.copy(modules = finalModuleList), renameMap, annos)
+ (cir.copy(modules = finalModuleList.toSeq), renameMap, annos)
}
override def execute(state: CircuitState): CircuitState = {