Added a bunch of tests and added firrtl-stanza and firrtl-scala to .gitignore

1 files changed, 16 insertions, 0 deletions

diff --git a/test/passes/remove-accesses/simple10.fir b/test/passes/remove-accesses/simple10.fir
new file mode 100644
index 00000000..b213f372
--- /dev/null
+++ b/test/passes/remove-accesses/simple10.fir
@@ -0,0 +1,16 @@
+; RUN: firrtl -i %s -o %s.v -X verilog -p cg 2>&1 | tee %s.out | FileCheck %s
+
+;CHECK: Done!
+
+circuit DecoupledAdderTests : 
+  module DecoupledAdderTests : 
+    input clock : Clock
+    input reset : UInt<1>
+    input T_31 : UInt<1>
+    input T_68 : UInt<1>
+    output out : UInt
+    output io : {}
+    wire T_43 : {flip ready : UInt<1>}[1]
+    T_43[0].ready <= UInt(0)
+    node T_78 = and(T_68, T_43[T_31].ready)
+    out <= T_78