aboutsummaryrefslogtreecommitdiff
path: root/test/passes/infer-widths/simple.fir
diff options
context:
space:
mode:
authorazidar2015-07-13 16:22:43 -0700
committerazidar2015-07-13 16:22:43 -0700
commit9b6d8514a3be860562d8d524fa425c87d1537e8a (patch)
treeca46b9703046e23068860b5c5d8d6af01296c000 /test/passes/infer-widths/simple.fir
parent1ed6d4a47c92072b12db4b784f239071e4928049 (diff)
Added tests for clocks. Added remove scope and special chars passes. Added tests. Made more tests pass
Diffstat (limited to 'test/passes/infer-widths/simple.fir')
-rw-r--r--test/passes/infer-widths/simple.fir4
1 files changed, 3 insertions, 1 deletions
diff --git a/test/passes/infer-widths/simple.fir b/test/passes/infer-widths/simple.fir
index 6a50ae77..1b588c0e 100644
--- a/test/passes/infer-widths/simple.fir
+++ b/test/passes/infer-widths/simple.fir
@@ -3,9 +3,11 @@
;CHECK: Infer Widths
circuit top :
module top :
+ input clk : Clock
+ input reset : UInt<1>
wire e : UInt<30>
e := UInt(1)
- reg y : UInt
+ reg y : UInt,clk,reset
y := e
wire a : UInt<20>