diff options
| author | azidar | 2015-03-23 16:12:38 -0700 |
|---|---|---|
| committer | azidar | 2015-03-23 16:12:38 -0700 |
| commit | 3e6d0e2b290aeb49aa9085b75b8a6c57fe1af28c (patch) | |
| tree | b99b309fed9b01210db1754f7148db915334c867 /test/passes/expand-whens/two-when.fir | |
| parent | c61accd4f1c46fa24cf7354d6326141950d827c8 (diff) | |
Finished first two parts of expand-whens pass. Fixed inits by adding WRegInit and removing Null and initialize-register pass
Diffstat (limited to 'test/passes/expand-whens/two-when.fir')
| -rw-r--r-- | test/passes/expand-whens/two-when.fir | 7 |
1 files changed, 6 insertions, 1 deletions
diff --git a/test/passes/expand-whens/two-when.fir b/test/passes/expand-whens/two-when.fir index 16fae1e2..b2f052dc 100644 --- a/test/passes/expand-whens/two-when.fir +++ b/test/passes/expand-whens/two-when.fir @@ -1,3 +1,6 @@ +; RUN: firrtl %s abcdefghijk c | tee %s.out | FileCheck %s + +; CHECK: Expand Whens circuit top : module top : mem m : UInt(1)[2] @@ -16,7 +19,8 @@ circuit top : accessor d = m[i] d := i else : - when p2 : + wire p3 : UInt(1) + when p3 : accessor w = m[i] i := w accessor x = m[i] @@ -26,3 +30,4 @@ circuit top : i := y accessor z = m[i] z := i +; CHECK: Finished Expand Whens |