aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/transforms/DedupTests.scala
diff options
context:
space:
mode:
authorJack Koenig2017-06-28 17:31:00 -0700
committerJack Koenig2017-06-28 17:31:00 -0700
commit818cfde4ad42ffa9ee30d0f9ae72533ede80e4ce (patch)
treea6d0f2d895ebcc9a003bf82918f4250de12e11b9 /src/test/scala/firrtlTests/transforms/DedupTests.scala
parentdbb4de2a4e6c2122e7c0def7d1c4ff38a79e1558 (diff)
[Testing] Clean up SimpleTransformSpec execute methods
This makes it more concise to write tests
Diffstat (limited to 'src/test/scala/firrtlTests/transforms/DedupTests.scala')
-rw-r--r--src/test/scala/firrtlTests/transforms/DedupTests.scala12
1 files changed, 4 insertions, 8 deletions
diff --git a/src/test/scala/firrtlTests/transforms/DedupTests.scala b/src/test/scala/firrtlTests/transforms/DedupTests.scala
index 7148dd11..74c4b4e7 100644
--- a/src/test/scala/firrtlTests/transforms/DedupTests.scala
+++ b/src/test/scala/firrtlTests/transforms/DedupTests.scala
@@ -46,8 +46,7 @@ class DedupModuleTests extends HighTransformSpec {
| output x: UInt<1>
| x <= UInt(1)
""".stripMargin
- val aMap = new AnnotationMap(Nil)
- execute(aMap, input, check)
+ execute(input, check, Seq.empty)
}
"The module A and B" should "be deduped" in {
val input =
@@ -83,8 +82,7 @@ class DedupModuleTests extends HighTransformSpec {
| output x: UInt<1>
| x <= UInt(1)
""".stripMargin
- val aMap = new AnnotationMap(Nil)
- execute(aMap, input, check)
+ execute(input, check, Seq.empty)
}
"The module A and B with comments" should "be deduped" in {
val input =
@@ -120,8 +118,7 @@ class DedupModuleTests extends HighTransformSpec {
| output x: UInt<1>
| x <= UInt(1)
""".stripMargin
- val aMap = new AnnotationMap(Nil)
- execute(aMap, input, check)
+ execute(input, check, Seq.empty)
}
"The module B, but not A, with comments" should "be deduped if not annotated" in {
val input =
@@ -148,8 +145,7 @@ class DedupModuleTests extends HighTransformSpec {
| output x: UInt<1> @[xx 1:1]
| x <= UInt(1)
""".stripMargin
- val aMap = new AnnotationMap(Seq(NoDedupAnnotation(ModuleName("A", CircuitName("Top")))))
- execute(aMap, input, check)
+ execute(input, check, Seq(dontDedup("A")))
}
}