aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/execution/ParserHelpers.scala
diff options
context:
space:
mode:
authorJack Koenig2020-08-15 10:16:28 -0700
committerGitHub2020-08-15 10:16:28 -0700
commitf1c314e6c7e116df33ffc215ec907212037292dc (patch)
treef06060e9fb52f4f5b30bc56db78acb6bd371642d /src/test/scala/firrtlTests/execution/ParserHelpers.scala
parent2e5f942d25d7afab79ee1263c5d6833cad9d743d (diff)
parent9adbe1ede59f9aeb25e71fd8318a4e7e46c4cc34 (diff)
Merge pull request #1852 from freechipsproject/format-src-4
Apply Scalafmt Rewriting
Diffstat (limited to 'src/test/scala/firrtlTests/execution/ParserHelpers.scala')
-rw-r--r--src/test/scala/firrtlTests/execution/ParserHelpers.scala8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/test/scala/firrtlTests/execution/ParserHelpers.scala b/src/test/scala/firrtlTests/execution/ParserHelpers.scala
index 3472c19c..1f74d634 100644
--- a/src/test/scala/firrtlTests/execution/ParserHelpers.scala
+++ b/src/test/scala/firrtlTests/execution/ParserHelpers.scala
@@ -14,10 +14,10 @@ object ParseStatement {
val indent = " "
val indented = stmtStr.split("\n").mkString(indent, s"\n${indent}", "")
s"""circuit ${DUTRules.dutName} :
- | module ${DUTRules.dutName} :
- | input clock : Clock
- | input reset : UInt<1>
- |${indented}""".stripMargin
+ | module ${DUTRules.dutName} :
+ | input clock : Clock
+ | input reset : UInt<1>
+ |${indented}""".stripMargin
}
private def parse(stmtStr: String): Circuit = {