aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/IntegrationSpec.scala
diff options
context:
space:
mode:
authorJack Koenig2020-01-07 21:12:22 -0800
committerGitHub2020-01-07 21:12:22 -0800
commita4f2eda0ca312f80f43f89a764622aa744f9f84b (patch)
treef4371d28afe92712a8307ebc3473fc6c9d84584c /src/test/scala/firrtlTests/IntegrationSpec.scala
parentd5dd427c0267dc143d4297d5fd0716f19cd7634b (diff)
parent0a5b90fff540f3d82cc5b16db0bf2ff83e9dd760 (diff)
Merge pull request #1259 from freechipsproject/cleanup-testing-console
Cleanup testing console
Diffstat (limited to 'src/test/scala/firrtlTests/IntegrationSpec.scala')
-rw-r--r--src/test/scala/firrtlTests/IntegrationSpec.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/test/scala/firrtlTests/IntegrationSpec.scala b/src/test/scala/firrtlTests/IntegrationSpec.scala
index b7fd0084..732cd501 100644
--- a/src/test/scala/firrtlTests/IntegrationSpec.scala
+++ b/src/test/scala/firrtlTests/IntegrationSpec.scala
@@ -42,8 +42,8 @@ class GCDSplitEmissionExecutionTest extends FirrtlFlatSpec {
copyResourceToFile(cppHarnessResourceName, harness)
// topFile will be compiled by Verilator command by default but we need to also include dutFile
- verilogToCpp(top, testDir, Seq(dutFile), harness).!
- cppToExe(top, testDir).!
+ verilogToCpp(top, testDir, Seq(dutFile), harness) #&&
+ cppToExe(top, testDir) ! loggingProcessLogger
assert(executeExpectingSuccess(top, testDir))
}
}