aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala
diff options
context:
space:
mode:
authorgrebe2018-03-19 15:37:25 -0700
committerAdam Izraelevitz2018-03-19 15:37:25 -0700
commit5f68881b90a638bd175491f6131c473e6204381a (patch)
tree49e458410c8c867ff290f3e610178adcdd70455d /src/main/scala
parent97cfb9b5090641e2df52db4649965be5ad7b86a8 (diff)
Masks for zero-width fields of mems should be width zero. (#763)
Closes #666.
Diffstat (limited to 'src/main/scala')
-rw-r--r--src/main/scala/firrtl/passes/memlib/MemUtils.scala1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/main/scala/firrtl/passes/memlib/MemUtils.scala b/src/main/scala/firrtl/passes/memlib/MemUtils.scala
index 40f81555..709e57af 100644
--- a/src/main/scala/firrtl/passes/memlib/MemUtils.scala
+++ b/src/main/scala/firrtl/passes/memlib/MemUtils.scala
@@ -46,6 +46,7 @@ object createMask {
def apply(dt: Type): Type = dt match {
case t: VectorType => VectorType(apply(t.tpe), t.size)
case t: BundleType => BundleType(t.fields map (f => f copy (tpe=apply(f.tpe))))
+ case GroundType(w) if w == IntWidth(0) => UIntType(IntWidth(0))
case t: GroundType => BoolType
}
}