diff options
| author | Adam Izraelevitz | 2017-03-10 10:33:25 -0800 |
|---|---|---|
| committer | Adam Izraelevitz | 2017-03-14 12:48:26 -0700 |
| commit | c097e953ad6f003c6359e276b18c406baa881f46 (patch) | |
| tree | 3554abe9e40f94d77e45fa0f79a68f9e190ffad8 /src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala | |
| parent | 2376ff9849beafaf02b657b461c15a36d7b38fd4 (diff) | |
Added lesson2
Diffstat (limited to 'src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala')
| -rw-r--r-- | src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala | 140 |
1 files changed, 140 insertions, 0 deletions
diff --git a/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala b/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala new file mode 100644 index 00000000..394e6ad8 --- /dev/null +++ b/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala @@ -0,0 +1,140 @@ +package tutorial +package lesson1 + +// Compiler Infrastructure +import firrtl.{Transform, LowForm, CircuitState} +// Firrtl IR classes +import firrtl.ir.{Circuit, DefModule, Statement, Expression, Mux} +// Map functions +import firrtl.Mappers._ +// Scala's mutable collections +import scala.collection.mutable + +/** Ledger tracks [[Circuit]] statistics + * + * In this lesson, we want to count the number of muxes in each + * module in our design. + * + * This [[Ledger]] class will be passed along as we walk our + * circuit, and help us count each [[Mux]] we find. + * + * See [[lesson1.AnalyzeCircuit]] + */ +class Ledger { + private var moduleName: Option[String] = None + private val modules = mutable.Set[String]() + private val moduleMuxMap = mutable.Map[String, Int]() + def foundMux: Unit = moduleName match { + case None => error("Module name not defined in Ledger!") + case Some(name) => moduleMuxMap(name) = moduleMuxMap.getOrElse(name, 0) + 1 + } + def getModuleName: String = moduleName match { + case None => error("Module name not defined in Ledger!") + case Some(name) => name + } + def setModuleName(myName: String): Unit = { + modules += myName + moduleName = Some(myName) + } + def serialize: String = { + modules map { myName => + s"$myName => ${moduleMuxMap.getOrElse(myName, 0)} muxes!" + } mkString "\n" + } +} + +/** AnalyzeCircuit Transform + * + * Walks [[ir.Circuit]], and records the number of muxes it finds, per module. + * + * While some compiler frameworks operate on graphs, we represent a Firrtl + * circuit using a tree representation: + * - A Firrtl [[Circuit]] contains a sequence of [[DefModule]]s. + * - A [[DefModule]] contains a sequence of [[Port]]s, and maybe a [[Statement]]. + * - A [[Statement]] can contain other [[Statement]]s, or [[Expression]]s. + * - A [[Expression]] can contain other [[Expression]]s. + * + * To visit all Firrtl IR nodes in a circuit, we write functions that recursively + * walk down this tree. To record statistics, we will pass along the [[Ledger]] + * class and use it when we come across a [[Mux]]. + * + * See the following links for more detailed explanations: + * Firrtl's IR: + * - https://github.com/ucb-bar/firrtl/wiki/Understanding-Firrtl-Intermediate-Representation + * Traversing a circuit: + * - https://github.com/ucb-bar/firrtl/wiki/traversing-a-circuit for more + * Common Pass Idioms: + * - https://github.com/ucb-bar/firrtl/wiki/Common-Pass-Idioms + */ +class AnalyzeCircuit extends Transform { + // Requires the [[Circuit]] form to be "low" + def inputForm = LowForm + // Indicates the output [[Circuit]] form to be "low" + def outputForm = LowForm + + // Called by [[Compiler]] to run your pass. [[CircuitState]] contains + // the circuit and its form, as well as other related data. + def execute(state: CircuitState): CircuitState = { + val ledger = new Ledger() + val circuit = state.circuit + + // Execute the function walkModule(ledger) on every [[DefModule]] in + // circuit, returning a new [[Circuit]] with new [[Seq]] of [[DefModule]]. + // - "higher order functions" - using a function as an object + // - "function currying" - partial argument notation + // - "infix notation" - fancy function calling syntax + // - "map" - classic functional programming concept + // - discard the returned new [[Circuit]] because circuit is unmodified + circuit map walkModule(ledger) + + // Print our ledger + println(ledger.serialize) + + // Return an unchanged [[CircuitState]] + state + } + + // Deeply visits every [[Statement]] in m. + def walkModule(ledger: Ledger)(m: DefModule): DefModule = { + // Set ledger to current module name + ledger.setModuleName(m.name) + + // Execute the function walkStatement(ledger) on every [[Statement]] in m. + // - return the new [[DefModule]] (in this case, its identical to m) + // - if m does not contain [[Statement]], map returns m. + m map walkStatement(ledger) + } + + // Deeply visits every [[Statement]] and [[Expression]] in s. + def walkStatement(ledger: Ledger)(s: Statement): Statement = { + + // Execute the function walkExpression(ledger) on every [[Expression]] in s. + // - discard the new [[Statement]] (in this case, its identical to s) + // - if s does not contain [[Expression]], map returns s. + s map walkExpression(ledger) + + // Execute the function walkStatement(ledger) on every [[Statement]] in s. + // - return the new [[Statement]] (in this case, its identical to s) + // - if s does not contain [[Statement]], map returns s. + s map walkStatement(ledger) + } + + // Deeply visits every [[Expression]] in e. + // - "post-order traversal" - handle e's children [[Expression]] before e + def walkExpression(ledger: Ledger)(e: Expression): Expression = { + + // Execute the function walkExpression(ledger) on every [[Expression]] in e. + // - return the new [[Expression]] (in this case, its identical to e) + // - if s does not contain [[Expression]], map returns e. + val visited = e map walkExpression(ledger) + + visited match { + // If e is a [[Mux]], increment our ledger and return e. + case Mux(cond, tval, fval, tpe) => + ledger.foundMux + e + // If e is not a [[Mux]], return e. + case e => e + } + } +} |
