aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala
diff options
context:
space:
mode:
authorDonggyu2016-09-25 14:56:46 -0700
committerGitHub2016-09-25 14:56:46 -0700
commit744ea401553cabfb31c7cc32aecfd8ca2764d1b8 (patch)
tree628d4ce1d4bebc228fadd5a74365019f0dc5c62b /src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala
parentbd1a3ae2d1130fbfb51ad4ef88349364c931680d (diff)
parent2e553ec9859c369938ed035c83040dd80877f893 (diff)
Merge pull request #316 from ucb-bar/style-cleanup-take-3
Style cleanup take 3
Diffstat (limited to 'src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala')
-rw-r--r--src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala b/src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala
index 5b420591..675494b4 100644
--- a/src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala
+++ b/src/main/scala/firrtl/passes/UpdateDuplicateMemMacros.scala
@@ -78,7 +78,7 @@ object MemTransformUtils {
for ((p, i) <- ports.zipWithIndex; f <- fields) {
val newPort = createSubField(createRef(m.name), portType+i)
val field = createSubField(newPort, f)
- memPortMap(s"${m.name}.${p}.${f}") = field
+ memPortMap(s"${m.name}.$p.$f") = field
}
updateMemPortMap(m.readers, rFields, "R")
updateMemPortMap(m.writers, wFields, "W")