aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala
diff options
context:
space:
mode:
authorJack Koenig2020-08-15 10:16:28 -0700
committerGitHub2020-08-15 10:16:28 -0700
commitf1c314e6c7e116df33ffc215ec907212037292dc (patch)
treef06060e9fb52f4f5b30bc56db78acb6bd371642d /src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala
parent2e5f942d25d7afab79ee1263c5d6833cad9d743d (diff)
parent9adbe1ede59f9aeb25e71fd8318a4e7e46c4cc34 (diff)
Merge pull request #1852 from freechipsproject/format-src-4
Apply Scalafmt Rewriting
Diffstat (limited to 'src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala')
-rw-r--r--src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala24
1 files changed, 15 insertions, 9 deletions
diff --git a/src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala b/src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala
index a4219a03..20304378 100644
--- a/src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala
+++ b/src/main/scala/firrtl/annotations/transforms/CleanupNamedTargets.scala
@@ -27,19 +27,25 @@ class CleanupNamedTargets extends Transform with DependencyAPIMigration {
override def invalidates(a: Transform) = false
- private def onStatement(statement: ir.Statement)
- (implicit references: ISet[ReferenceTarget],
- renameMap: RenameMap,
- module: ModuleTarget): Unit = statement match {
+ private def onStatement(
+ statement: ir.Statement
+ )(
+ implicit references: ISet[ReferenceTarget],
+ renameMap: RenameMap,
+ module: ModuleTarget
+ ): Unit = statement match {
case ir.DefInstance(_, a, b, _) if references(module.instOf(a, b).asReference) =>
renameMap.record(module.instOf(a, b).asReference, module.instOf(a, b))
case a => statement.foreach(onStatement)
}
- private def onModule(module: ir.DefModule)
- (implicit references: ISet[ReferenceTarget],
- renameMap: RenameMap,
- circuit: CircuitTarget): Unit = {
+ private def onModule(
+ module: ir.DefModule
+ )(
+ implicit references: ISet[ReferenceTarget],
+ renameMap: RenameMap,
+ circuit: CircuitTarget
+ ): Unit = {
implicit val mTarget = circuit.module(module.name)
module.foreach(onStatement)
}
@@ -49,7 +55,7 @@ class CleanupNamedTargets extends Transform with DependencyAPIMigration {
implicit val rTargets: ISet[ReferenceTarget] = state.annotations.flatMap {
case a: SingleTargetAnnotation[_] => Some(a.target)
case a: MultiTargetAnnotation => a.targets.flatten
- case _ => None
+ case _ => None
}.collect {
case a: ReferenceTarget => a
}.toSet